

Fig.1




Fig.2




Fig. 3




Fig.4

Cycle		T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13
CPU	AD	X00 X00		X10 X11	X10 X11	X10 X11	X10 X11	X00 X00						
	DT	X00 X00		X00 X00	X80 X04	FF X04	FF X00	X80 X10	X55 XAA	X	X	X	X	X
	RD	X		X	X	X	X	X	X	X	X	X	X	X
	WR	X		X	X	X	X	X	X	X	X	X	X	X
Address Register	Register Value	XX X00 X04 X00 X		X	X	X	X	X	X	X	X	X	X	X
	Address	XX X00 X04 X00 X		X	X	X	X	X	X	X	X	X	X	X
Memory	Data	XX X80 XX FF X80 X		X	X	X	X	X	X	X	X	X	X	X
	Register Value	XX X80 XX FF X80 X		X	X	X	X	X	X	X	X	X	X	X

Fig.5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig.10




Fig. 11





Fig. 12



୩୮




Fig. 14




Fig.15




Fig. 16




Fig.17

